98 www.xilinx.com Virtex-5 FPGA Integrated Endpoint Block
UG197 (v1.5) July 22, 2009
Appendix A: Integrated Endpoint Block Attributes
ACTIVELANESIN
8-bit Hex Bit mask of available active lanes. Valid settings are:
01h:x1
03h:x2
0Fh:x4
FFh:x8
TXTSNFTS
Integer Sets the number of FTS sequences generally
advertised in the TS1 Ordered Sets (used for all
lanes).
TXTSNFTSCOMCLK
Integer Sets the number of FTS sequences advertised in the
TS1 Ordered Sets when the Link Configuration
register shows that a common clock source is
selected (used for all lanes).
RETRYRAMREADLATENCY
Integer Specifies the Retry buffer read latency. Valid range is
2..6.
RETRYRAMWRITELATENCY
Integer Specifies the Retry buffer write latency. Valid
settings are 1 or 2.
RETRYRAMSIZE
12-bit Hex Specifies width of Retry buffer address.
INFINITECOMPLETIONS
Boolean FALSE specifies the block does not advertise infinite
completion credits. TRUE specifies the block does
advertise infinite completion flow control credits.
Must be set to TRUE.
TLRAMREADLATENCY
Integer Specifies the read latency for the TX and RX buffers
in terms of cycles of core_clk for TX or user_clk for
RX. Valid range is 2 .. 6.
TLRAMWRITELATENCY
Integer Specifies the write latency for TX and RX buffers in
terms of cycles of user_clk for TX or core_clk for RX.
Valid settings are 1 or 2.
L0SEXITLATENCY
Integer Sets the exit latency from the L0s state to be applied
where separate clocks are used. Transferred to the
Link Capabilities register. Possible values are:
0: less than 64 ns
1: 64 ns to less than 128 ns
2: 128 ns to less than 256 ns
3: 256 ns to less than 512 ns
4: 512 ns to less than 1 µs
5: 1 µs to less than 2 µs
6: 2 µs to 4 µs
7: more than 4 µs
Table A-7: Integrated Endpoint Block Attributes (Continued)
Attribute Name Type Description
Comments to this Manuals