42 www.xilinx.com Virtex-5 FPGA Integrated Endpoint Block
UG197 (v1.5) July 22, 2009
Chapter 2: Integrated Endpoint Block Functionality
Ports
Table 2-11, Table 2-12, and Table 2-13 define the transmit buffer, receive buffer, and retry
buffer ports for the Block RAM interface, respectively.
Transceiver Interface
Connections between the Transceiver Interface and the RocketIO transceivers are included
in the CORE Generator wrappers. There are eight copies of each of the signals in
Table 2-14, one for each lane (n = 0 .. 7). If less than eight lanes are used, the lower
numbered lanes should be connected to RocketIO transceivers, starting with lane 0, and
the unused input signals should be tied off as indicated. There are two copies of each of the
Table 2-11: Transmit Buffer Ports
Port Direction
Clock
Domain
Description
MIMTXBWDATA[63:0]
Output user_clk TX Buffer Write data
MIMTXBWADD[12:0]
Output user_clk TX Buffer Write address
MIMTXBRADD[12:0]
Output core_clk TX Buffer Read address
MIMTXBWEN
Output user_clk TX Buffer Write enable
MIMTXBRDATA[63:0]
Input core_clk TX Buffer Read data
MIMTXBREN
Output core_clk TX Buffer Read enable
Table 2-12: Receive Buffer Ports
Port Direction
Clock
Domain
Description
MIMRXBWDATA[63:0]
Output core_clk RX Buffer Write data
MIMRXBWADD[12:0]
Output core_clk RX Buffer Write address
MIMRXBRADD[12:0]
Output user_clk RX Buffer Read address
MIMRXBWEN
Output core_clk RX Buffer Write enable
MIMRXBRDATA[63:0]
Input user_clk RX Buffer Read data
MIMRXBREN
Output user_clk RX Buffer Read enable
Table 2-13: Retry Buffer Ports
Port Direction
Clock
Domain
Description
MIMDLLBWDATA[63:0]
Output core_clk DLL Retry buffer Write data
MIMDLLBWADD[11:0]
Output core_clk DLL Retry buffer Write address
MIMDLLBRADD[11:0]
Output core_clk DLL Retry buffer Read address
MIMDLLBWEN
Output core_clk DLL Retry buffer Write enable
MIMDLLBRDATA[63:0]
Input core_clk DLL Retry buffer Read data
MIMDLLBREN
Output core_clk DLL Retry buffer Read enable
Comments to this Manuals