AMX DESIGN XPRESS V 1.5 - PROGRAMMER GUIDE User's Guide Page 59

  • Download
  • Add to my manuals
  • Print
  • Page
    / 120
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 58
Virtex-5 FPGA Integrated Endpoint Block www.xilinx.com 59
UG197 (v1.5) July 22, 2009
Registers
409
0
BAR0ADDRWIDTH
RW
1
BAR1ADDRWIDTH
RW
2
BAR2ADDRWIDTH
RW
3
BAR3ADDRWIDTH
RW
4
BAR4ADDRWIDTH
RW
5 Reserved
40A
0
BAR0EXIST
RW
1
BAR1EXIST
RW
2
BAR2EXIST
RW
3
BAR3EXIST
RW
4
BAR4EXIST RW
5
BAR5EXIST RW
40B
12:0 Reserved
13 Reserved
26:14 Reserved
27 Reserved
40C
12:0 Reserved
13 Reserved
26:14 Reserved
27 Reserved
40D
12:0 Reserved
13 Reserved
26:14 Reserved
27 Reserved
40E
10:0 Reserved
21:11 Reserved
40F
6:0 Reserved
13:7 Reserved
20:14 Reserved
Table 2-23: Management Control and Status Registers (Continued)
Management
Address (Hex)
MGMTADDR[10:0]
Bit Position Attribute Name
Read Only or
Read Write
Page view 58
1 ... 58 59 60 ... 120

Comments to this Manuals

No comments