46 www.xilinx.com Virtex-5 FPGA Integrated Endpoint Block
UG197 (v1.5) July 22, 2009
Chapter 2: Integrated Endpoint Block Functionality
Configuration and Status Interface
This interface includes control and status, error, backend interface configuration, and
interrupt ports. More information on error reporting and user application design
considerations can be found in Chapter 4, “Integrated Endpoint Block Operation.” The
ports are listed in Table 2-16.
Table 2-16: Configuration and Status Ports
Port Direction
Clock
Domain
Description
COMPLIANCEAVOID
Input core_clk Modifies the rules for entering
POLLING. COMPLIANCE from
POLLING.ACTIVE (see Section 4.2.6.2.1
of the PCI Express Base Specification).
When 0, the block enters
POLLING.COMPLIANCE if any lane that
detected a receiver during Detect has
not detected an exit from Electrical Idle
since entering
POLLING.ACTIVE.
When 1, the block enters
POLLING.COMPLIANCE if all the lanes
that detected receivers have not
detected exit from Electrical Idle since
entering
POLLING.ACTIVE. This option
is provided to cope with broken lanes
in the receive path.
L0FIRSTCFGWRITEOCCURRED
Output user_clk Asserted following the completion of
the first configuration write after reset.
L0CFGLOOPBACKMASTER
Input core_clk Remote device loopback control, used
to check the physical connectivity of a
link. When asserted, causes the MAC to
send training sequences, which put the
device at the other end of the link into
loopback mode. The remote device
then loops back all packets sent by this
device until
L0CFGLOOPBACKMASTER is
deasserted, causing the link to retrain.
L0CFGLOOPBACKACK
Output core_clk Asserted after the block has entered the
Loopback master state.
L0RXMACLINKERROR[1:0]
Output core_clk Used to report link errors. Bit 1 asserted
indicates a receiver error. Bit 0 asserted
indicates a link training error.
L0MACLINKUP
Output core_clk Driven High when link training has
completed and the link is operational.
Comments to this Manuals