AMX DESIGN XPRESS V 1.5 - PROGRAMMER GUIDE User's Guide Page 56

  • Download
  • Add to my manuals
  • Print
  • Page
    / 120
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 55
56 www.xilinx.com Virtex-5 FPGA Integrated Endpoint Block
UG197 (v1.5) July 22, 2009
Chapter 2: Integrated Endpoint Block Functionality
R
Reserved Registers
Table 2-21 summarizes the reserved register range.
Device Serial Number Capability Structure
Table 2-22 summarizes the Device Serial Number registers.
Management Control and Status Registers
The Management Control and Status registers are loaded with the attribute settings at
power-on reset and can be read or overridden through the Management Interface.
Attribute registers that can be written through address 0x400 and above correspond to
registers that are either read only in the PCI Express Configuration Space or are unrelated
to the PCI Express Configuration Space. See Appendix A, “Integrated Endpoint Block
Attributes” for attribute details and “Management Interface” in Chapter 2 for details of
operation of the Management Interface.
Table 2-21: Reserved Registers
Management
Address (Hex)
MGMTADDR[10:0]
Register Name
(1)
Read Only or
Read Write
31 - 45 Address Range is Reserved N/A
49 - 3FF Address Range is Reserved N/A
Notes:
1. The register names are listed as they are read on MGMTRDATA[31:0] or written to MGMTWDATA[31:0].
Table 2-22: Device Serial Number Registers
Management
Address (Hex)
MGMTADDR[10:0]
Register Name
(1)
Read Only or
Read Write
46 PCIe Enhanced Capability Header RW
47 Serial Number Register (Lower DW) RW
48 Serial Number Register (Upper DW) RW
Notes:
1. The register names are listed as they are read on MGMTRDATA[31:0] or written to MGMTWDATA[31:0].
Table 2-23: Management Control and Status Registers
Management
Address (Hex)
MGMTADDR[10:0]
Bit Position Attribute Name
Read Only or
Read Write
400
10:0 Reserved
11 Reserved
Page view 55
1 ... 55 56 57 ... 120

Comments to this Manuals

No comments