58 www.xilinx.com Virtex-5 FPGA Integrated Endpoint Block
UG197 (v1.5) July 22, 2009
Chapter 2: Integrated Endpoint Block Functionality
404
0 Reserved
3:1
XPMAXPAYLOAD
RW
11:4
ACTIVELANESIN
RW
12
INFINITECOMPLETIONS
RW
20:13 Reserved
24:21
XPDEVICEPORTTYPE RW
25 Reserved
26 Reserved
27 Reserved
28 Reserved
29 Reserved
405
5:0
BAR0MASKWIDTH
RW
11:6
BAR1MASKWIDTH
RW
17:12
BAR2MASKWIDTH
RW
406
5:0
BAR3MASKWIDTH
RW
11:6
BAR4MASKWIDTH
RW
17:12
BAR5MASKWIDTH
RW
407
0
BAR0IOMEMN
RW
1
BAR1IOMEMN
RW
2
BAR2IOMEMN
RW
3
BAR3IOMEMN
RW
4
BAR4IOMEMN
RW
5
BAR5IOMEMN
RW
408
0
BAR0PREFETCHABLE
RW
1
BAR1PREFETCHABLE
RW
2
BAR2PREFETCHABLE
RW
3
BAR3PREFETCHABLE
RW
4
BAR4PREFETCHABLE
RW
5
BAR5PREFETCHABLE
RW
Table 2-23: Management Control and Status Registers (Continued)
Management
Address (Hex)
MGMTADDR[10:0]
Bit Position Attribute Name
Read Only or
Read Write
Comments to this Manuals