60 www.xilinx.com Virtex-5 FPGA Integrated Endpoint Block
UG197 (v1.5) July 22, 2009
Chapter 2: Integrated Endpoint Block Functionality
410
12:0 Reserved
13 Reserved
26:14 Reserved
27 Reserved
411
12:0 Reserved
13 Reserved
26:14 Reserved
27 Reserved
412
12:0 Reserved
13 Reserved
26:14 Reserved
27 Reserved
413
12:0
VC0RXFIFOLIMITC RW
13 Reserved
26:14
VC0RXFIFOLIMITNP RW
27 Reserved
414
12:0
VC0RXFIFOLIMITP RW
13 Reserved
26:14
VC0RXFIFOBASEC RW
27 Reserved
415
12:0
VC0RXFIFOBASENP RW
13 Reserved
26:14
VC0RXFIFOBASEP RW
27 Reserved
416
10:0
VC0TOTALCREDITSCD
RW
21:11
VC0TOTALCREDITSPD
RW
417
6:0
VC0TOTALCREDITSCH
RW
13:7
VC0TOTALCREDITSNPH
RW
20:14
VC0TOTALCREDITSPH
RW
Table 2-23: Management Control and Status Registers (Continued)
Management
Address (Hex)
MGMTADDR[10:0]
Bit Position Attribute Name
Read Only or
Read Write
Comments to this Manuals