44 www.xilinx.com Virtex-5 FPGA Integrated Endpoint Block
UG197 (v1.5) July 22, 2009
Chapter 2: Integrated Endpoint Block Functionality
PIPETXDATAKLn
Output core_clk Control bits for the transmit data.
0: Data byte
1: Control byte
Connect to the
TXCHARISK[0] port on the RocketIO
transceiver.
PIPETXELECIDLELn
Output core_clk Electrical idle requested on transmit channel of selected
lane. When 1, selects electrical idle on Transmit channel
of selected lane. When 0, indicates that there is valid data
on
PIPETXDATALn. Connect to the TXELECIDLE port on
the RocketIO transceiver.
PIPETXDETECTRXLOOPBACKLn
Output core_clk Causes the RocketIO transceiver on the selected lane to
begin receiver detection operation
(
PIPEPOWERDOWNLn=P1) or to begin loopback
(
PIPEPOWERDOWNLn=P0). Connect to the
TXDETECTRX port on the RocketIO transceiver.
PIPETXCOMPLIANCELn
Output core_clk When 1, sets the running disparity for the selected lane to
negative. (Used when transmitting the compliance
pattern). Connect to the
TXCHARDISPMODE[0] port on
the RocketIO transceiver. RocketIO port
TXCHARDISPVAL[0] should be tied to 0.
PIPERXPOLARITYLn
Output core_clk When 1, tells the RocketIO transceiver on selected lane
to do a polarity inversion (on the received data). Connect
to the
RXPOLARITY port on the RocketIO transceiver.
PIPEPOWERDOWNLn[1:0]
Output core_clk Power up/down signal for the transmitter for lane.
00:P0 - Normal Operation
01:P0s - Low recovery time power saving state
10:P1 - Longer recovery time power state
11:P2 - Lowest Power State
Connect to the
TXPOWERDOWN[1:0] and
RXPOWERDOWN[1:0] ports on the RocketIO transceiver.
PIPEDESKEWLANESLn
Output core_clk Enable Channel bonding. Not connected to the RocketIO
transceiver.
PIPERESETLn
Output core_clk Active-High RocketIO transceiver reset. Connect to the
RXCDRRESET port on the RocketIO transceiver.
Table 2-14: RocketIO Transceiver Interface Ports (Continued)
Port Direction
Clock
Domain
Description
Comments to this Manuals